

SYSTEM AND METHOD FOR GENERATING A REFERENCE CLOCK

RELATED APPLICATIONS

5 This application is a continuation-in-part of a pending application entitled, SYSTEM AND METHOD FOR MEASURING DATA STREAM RATES, invented by John King, Serial No. 10/044,320, filed 01/10/2002, attorney docket no. applied_113.

BACKGROUND OF THE INVENTION

10 **1. Field of the Invention**

This invention generally relates to binary non-return to zero (NRZ) communications and, more particularly, to a system and method for acquiring voltage controlled oscillator (VCO) frequency ranges, generating a reference clock, and for generating a recovered clock in the absence of a data stream.

15 **2. Description of the Related Art**

Voltage controlled ring oscillators are commonly used in monolithic clock data recovery (CDR) units, as they're easy to fabricate and provide reliable results. Ring oscillators obtain their tuning characteristics by changing the variable delay around the ring, usually in response to a dedicated control voltage input (tuning voltage). Voltage controlled ring oscillators can, and usually do exhibit a tuning range much wider than the closed loop PLL bandwidth of the circuits in which they operate.

20 Clock recovery phase-locked loops (PLLs) generally don't use phase-frequency detectors (PFDs) in the data path since the incoming data signal isn't deterministic. PFDs are more typically used in frequency

synthesizers with periodic (deterministic) signals. Clock recovery PLLs use exclusive-OR (XOR) based phase detectors to maintain quadrature phase alignment between the incoming data pattern and the re-timed pattern. XOR based phase detectors have limited frequency

5 discrimination capability, generally restricting frequency offsets to less than the closed loop PLL bandwidth. This characteristic, coupled with the wide tuning range of the VCO, requires CDR circuits to depend upon an auxiliary frequency acquisition system.

There are two basic PLL frequency acquisition techniques.

10 The first is a VCO sweep method. During an out-of-lock condition, auxiliary circuits cause the VCO frequency to slowly sweep across its tuning range in search of an input signal. The sweeping action is halted when a zero-beat note is detected, causing the PLL to lock to the input signal. The VCO sweep method is generally used in microwave frequency

15 synthesis applications. The second type of acquisition aid, commonly found in clock recovery circuits, uses a PFD in combination with an XOR phase detector. When the PLL isn't locked to a data stream, the PLL switches over to a PFD that is driven by a stable reference clock source. The reference clock frequency is approximately equal to the data stream

20 rate. Thus, the VCO frequency is held very close to the data rate. Keeping the VCO frequency in the proper range of operation facilitates acquisition of the serial data and maintains a stable downstream clock when serial data isn't present at the CDR input. When serial data is applied to the CDR, the XOR based phase detector replaces the PFD, and

25 data re-timing resumes.

It would be advantageous if a CDR or a clock synthesis unit (CSU) had the ability to operate over a broad range of clock frequencies.

It would be advantageous if the CDR/CSU units could simultaneously maintain clock stability when the data stream to the
5 receiver input is lost.

It would also be advantageous if the CDR/CSU units had an automatic data stream rate detection system.

SUMMARY OF THE INVENTION

10 The present invention automatic data stream rate measuring system can be used as an acquisition aid for phase-locked loops in clock recovery applications. The system examines transitions in the data stream, counting those events in a given time frame, or logging the time required to accumulate a fixed count. Whether it be time or event
15 counting, the results can be decoded into frequency band information pulling the VCO frequency into the correct range of operation, establishing a reference clock frequency for support during serial data outages, and enabling clock recovery action on the data stream.

20 The data stream rate measuring system can also enable a PLL to self-reference itself. Self-referencing is the ability of the measuring system to extract a deterministic signal from the data stream, and use it to pull the VCO on-frequency. Applications that don't require holdover clock stability during serial data outages can benefit from this feature by eliminating the reference clock source completely.

25 Accordingly, a method is provided for synchronizing a reference clock to a pseudorandom non-return to zero (NRZ) data stream

in a clock data recovery system. The method comprises: sampling a pseudorandom NRZ data stream; determining a mean frequency of transitions (F_d) in the data stream; determining a transition probability (P) associated with the mean frequency of transitions; using a

5 phase/frequency detector responsive to a VCO frequency, the mean frequency of transitions, and the transition probability; in response to using the phase/frequency detector, supplying a voltage controlled oscillator tuning voltage; generating the VCO frequency responsive to the tuning voltage; using a XOR phase detector to compare the VCO

10 frequency to the NRZ data stream; in response to using the XOR phase detector, supplying a voltage controlled oscillator tuning voltage; and, generating the VCO frequency responsive to the tuning voltage.

Also provided is a method for synchronizing a reference clock to a pseudorandom non-return to zero data stream in a clock data

15 recovery system. The method comprises: sampling a pseudorandom NRZ data stream; determining a mean frequency of transitions (F_d) in the data stream; determining a transition probability associated with the mean frequency of transitions; accumulating a mean transition count (N_p) of frequency transitions over a gate time period (T_d); supplying a

20 compensated transition count (N_c), where $N_c = N_p/P$; establishing a plurality of VCO frequency ranges; determining a frequency range corresponding to the compensated transition count; operating the voltage controlled oscillator within the determined frequency range; using a phase/frequency detector responsive to the VCO frequency, the mean

25 frequency of transitions, and the transition probability; in response to using the phase/frequency detector, supplying a voltage controlled

oscillator tuning voltage; generating the VCO frequency responsive to the tuning voltage; using a XOR phase detector to compare the VCO frequency to the NRZ data stream; in response to comparing, supplying a voltage controlled oscillator tuning voltage; and, generating the VCO

5 frequency responsive to the tuning voltage.

A method is provided for generating a reference clock in the absence of a pseudorandom NRZ data stream in a system including a clock data recovery (CDR) unit. The method comprises: sampling a first pseudorandom NRZ data stream; determining a first mean frequency of

10 transitions (F_{d1}) in the first data stream; determining a transition

probability (P) associated with the first mean frequency of transitions (P); generating a first reference source frequency responsive to the first mean frequency of transitions; using a phase/frequency detector responsive to the reference source frequency, the transition probability, and a voltage

15 controlled oscillator frequency; in response to using the phase/frequency

detector, supplying a voltage controlled oscillator tuning voltage;

generating a voltage controlled oscillator frequency first reference clock

($refclk1$) responsive to the tuning voltage; storing the first reference

source frequency; in the absence of a NRZ data stream, using the first

20 reference frequency in memory; and, generating a voltage controlled

oscillator frequency holdover clock responsive to the first reference source

frequency.

Additional details of the above-described methods, as well as corresponding system applications are presented below in greater detail.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic block diagram of the present invention system for synchronizing a reference clock to a pseudorandom non-return to zero (NRZ) data stream.

5 Fig. 2 is a schematic block diagram illustrating an alternate aspect of the system of Fig. 1.

Fig. 3 is a schematic block diagram illustrating the present invention system for synchronizing a reference clock to a pseudorandom NRZ data stream.

10 Fig. 4 illustrates an alternate aspect of the invention of Fig. 3, where the probability analyzer acts as a factor of P scalar in the feedback path between the VCO and the PFD.

Fig. 5 is a schematic block diagram illustrating the present invention system for generating a reference clock in the absence of a 15 pseudorandom NRZ data stream.

Fig. 6 illustrates an alternate aspect of the present invention system of Fig. 5, where the probability analyzer is used as a factor of P scalar with respect to the NRZ data input.

20 Fig. 7 is a flowchart illustrating the present invention method for synchronizing a reference clock to a pseudorandom NRZ data stream, in a clock data recovery system including a VCO and a PFD.

25 Figs. 8a and 8b are flowcharts illustrating a method for synchronizing a reference clock to a pseudorandom NRZ data stream, in a clock data recovery system including a VCO and a PFD.

Figs. 9a and 9b are flowcharts illustrating the present invention method for generating a reference clock in the absence of a pseudorandom NRZ data stream, in a system including a clock data recovery unit, a VCO, a PFD, and a reference frequency source.

5

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 is a schematic block diagram of the present invention 10 system for synchronizing a reference clock to a pseudorandom non-return to zero (NRZ) data stream. The invention can be enabled in a communications device integrated circuit (IC) or as discrete components. The system 100 comprises a transition detector 102 having an input on line 104 to sample a pseudorandom NRZ data stream and an output on 15 line 106 to supply a mean frequency of transitions (F_d). A probability analyzer 108 determines the transition probability (P) for the mean frequency of transitions.

A voltage controlled oscillator (VCO) 110 has an input on line 112 to accept a tuning voltage and an output on line 114 to supply a 20 voltage controlled oscillator frequency responsive to the tuning voltage. A phase/frequency detector (PFD) 116 is responsive to the mean frequency of transitions on line 106, the transition probability, and the VCO frequency. The phase/frequency detector 116 has an output on line 118 to supply the tuning voltage. Typically, the tuning voltage is filtered by a loop-filter 25 ($F(s)$) 120.

An exclusive-OR (XOR) phase detector 122 having inputs to receive the NRZ data stream on line 104 and the voltage controlled oscillator frequency on line 114. The exclusive-OR phase detector 122 has an output on line 124 to supply the tuning voltage. A multiplexer 126 has 5 signal inputs on lines 124 and 118 connected respectively to the XOR and phase/frequency detector outputs. A control input on line 128 is used to select a signal input (line 118 or line 124) and an output on line 130 connected to the voltage controlled oscillator input, typically through the loop-filter 120. The multiplexer 126 selects the phase/frequency detector 10 output on line 118 to acquire the NRZ data stream, and selects the XOR phase detector output on line 124 to track the NRZ data stream, after acquisition.

The probability analyzer has an input to receive the VCO frequency on line 114. The probability analyzer 108 multiplies the VCO frequency by P , to supply a scaled VCO frequency at an output on line 132. Information regarding the mean frequency of transitions, from which P is calculated, is communicated on line 134. The phase/frequency detector 116 has a first input connected to the output of the transition detector 102 on line 106 to accept the mean frequency of transitions (F_d) 15 and a second input connected to the output of the probability analyzer 108 on line 132 to accept the scaled VCO frequency. Note that when either F_d or P is a known value, the probability analyzer 108 can be replaced with a simpler fixed divider circuit.

Fig. 2 is a schematic block diagram illustrating an alternate 25 aspect of the system 100 of Fig. 1. In the system 200 of Fig. 2, the probability analyzer 108 has an input on line 106 to receive mean

frequency of transitions from the transition detector 102. The probability analyzer 108 compares the mean frequency of transitions to the transition probability to supply a mean data stream rate (B) at an output on line 202, where $B = F_d/P$. The phase/frequency detector 116 has a first input 5 connected to the output of the probability analyzer 108 on line 202 to accept the mean data stream rate and a second input connected to the output of the VCO 110 on line 114 to accept the VCO frequency.

With respect to either Figs. 1 or 2, the transition detector 102 determines a mean frequency of transitions (F_d) in the data stream on 10 line 104 by monitoring: positive transitions having a 0.25 probability of occurrence; negative transitions having a 0.25 probability of occurrence; or, both positive and negative transitions having a 0.5 probability of occurrence. The transition detector 102 samples n data bits and determines a mean frequency of transitions with a standard deviation as 15 follows:

$$\sigma = \text{SQRT}((P)(1 - P)(n)).$$

Fig. 3 is a schematic block diagram illustrating the present invention system for synchronizing a reference clock to a pseudorandom NRZ data stream. As above, the invention is realized as either a 20 communications device IC or a plurality of discrete parts. The system 300 comprises a transition detector 102 having an input on line 104 to sample a pseudorandom NRZ data stream and an output on line 106 to supply a mean frequency of transitions (F_d). A gating circuit 302 has an output on 25 line 304 to supply a gate time period (T_d). A probability analyzer 108 has

an input on line 106 to receive the mean frequency of transitions and an input on line 304 to accept the gate time period. The probability analyzer 108 compares a transition count of the mean frequency of transitions to a transition probability (P) and supplies a compensated transition count at

5 an output on line 306.

A decoder 308 has an input to accept the compensated transition count. The decoder 308 determines a frequency range corresponding to the compensated transition count and supplies a frequency range selection command at an output on line 310. The

10 phase/frequency detector (PFD) 116 is responsive to the mean frequency of transitions on line 106, the transition probability, and the VCO frequency on line 114. There are two version of the system as shown in Figs. 3 and Fig. 4, and as explained below. The phase/frequency detector 116 has an output on line 118 to supply the tuning voltage.

15 A multiband voltage controlled oscillator (VCO) 110 has an input on line 112 to accept the tuning voltage, an input on line 310 to accept the frequency range selection command, and an output on line 114 to supply a voltage controlled oscillator frequency responsive to the tuning voltage and frequency range selection.

20 The exclusive-OR (XOR) phase detector 122 has inputs to receive the NRZ data stream on line 104 and the voltage controlled oscillator frequency on line 114. The exclusive-OR phase detector 122 has an output on line 124 to supply the tuning voltage. The multiplexer 126 has signal inputs connected to the XOR and phase/frequency detector

25 outputs on lines 124 and 118, respectively, a control input on line 128 to select a signal input, and an output connected to the voltage controlled

oscillator input on line 130. As above, a loop-filter 120 is typically used to filter the tuning voltage. The multiplexer 126 selects the phase/frequency detector output on line 118 to acquire the NRZ data stream, and selects the XOR phase detector output on line 124 to track the NRZ data stream,

5 after acquisition.

With respect to Fig. 3 only, the probability analyzer 108 has an input to receive mean frequency of transitions on line 106 from the transition detector 102. The probability analyzer 108 compares the mean frequency of transitions to the transition probability to supply a mean

10 data stream rate (B) at an output on line 312, where $B = F_d/P$. The phase/frequency detector 116 has a first input connected to the output of the probability analyzer on line 312 to accept the mean data stream rate and a second input connected to the output of the VCO 110 on line 114 to accept the VCO frequency. In this aspect of the invention, the probability

15 analyzer 108 acts as a factor of P scalar with respect to the NRZ data stream on line 104.

Fig. 4 illustrates an alternate aspect of the invention of Fig.

3, where the probability analyzer 108 acts as a factor of P scalar in the feedback path between the VCO 110 and the PFD 116. In system 400, the

20 probability analyzer 108 has an input to receive the VCO frequency on line 114. In addition to supplying the compensated transition count on line 306 in response to the mean frequency of transitions on line 106, the probability analyzer 108 supplies the VCO frequency multiplied by P at an output on line 402. The phase/frequency detector 116 has a first input connected to the output of the transition detector 102 on line 106 to accept the mean frequency of transitions (Fd) and a second input on line 402

connected to the output of the probability analyzer 108 to accept the scaled VCO frequency.

With respect to either Fig. 3 or Fig. 4, the transition detector 102 determines a mean frequency of transitions (F_d) in the data stream on line 104 by monitoring: positive transitions having a 0.25 probability of occurrence; negative transitions having a 0.25 probability of occurrence; or, both positive and negative transitions having a 0.5 probability of occurrence. The transition detector 102 samples n data bits on line 104 and determines a mean frequency of transitions on line 106 with a standard deviation as follows:

$$\sigma = \text{SQRT}((P)(1 - P)(n)).$$

Fig. 5 is a schematic block diagram illustrating the present invention system for generating a reference clock in the absence of a pseudorandom NRZ data stream. The system 500 comprises a transition detector 502 having an input on line 504 to sample a first pseudorandom NRZ data stream and an output on line 506 to supply a first mean frequency of transitions (F_{d1}). A probability analyzer 508 determines the transition probability (P) associated with the first mean frequency of transitions on line 506. The probability analyzer 508 is used in two aspects of the invention as explained in the description of Figs. 5 and 6 below. As shown in Fig. 5, a line 510 from the transition detector 502, supplies the probability analyzer 508 with information necessary to calculate P .

A voltage controlled oscillator (VCO) 512 has an input on line 514 to accept a tuning voltage and an output on line 516 to supply a voltage controlled oscillator frequency first reference clock (refclk1) responsive to the tuning voltage on line 514. A reference source 518 has a 5 first frequency output on line 520 responsive to the first mean frequency of transitions on line 506. The reference source 518 can be a combination micro-controller and digitally tunable oscillator, for example.

A phase/frequency detector (PFD) 522 is responsive to the first frequency on line 520, the transition probability, and the VCO 10 frequency on line 516. The phase/frequency detector 522 has an output on line 524 to supply the tuning voltage. In some aspects, a loop-filter 526 filters the tuning voltage on line 524.

A clock data recovery (CDR) unit 527 has an input to receive the NRZ data stream on line 504 and an input to receive the first 15 reference clock on line 516 for use in the absence of the NRZ data stream. When the transition detector 502 fails to supply a first mean frequency of transitions on line 506 in the absence of the first data stream on line 504. However, the reference source 518 has a memory 528 to store the first frequency, and supplies the first frequency on line 520 in the absence of 20 the first mean frequency of transitions on line 506. The voltage controlled oscillator 512 generates a holdover clock responsive to the first reference.

With respect to Fig. 5 only, the probability analyzer 508 has 25 an input to accept the VCO frequency on line 516. The probability analyzer multiplies the VCO frequency by P to supply a scaled VCO frequency at an output on line 530. The reference source 518 has an input connected to the transition detector 502 to supply a first frequency

responsive to the first mean frequency of transitions on line 506. The phase frequency detector 522 has a first input to receive the first frequency on line 520 and a second input to receive the scaled VCO frequency on line 530. The probability analyzer 508 is used as a factor of 5 P scalar in the feedback path between the VCO 512 and the PDF 522.

Fig. 6 illustrates an alternate aspect of the present invention

system of Fig. 5, where the probability analyzer is used as a factor of P

scalar with respect to the NRZ data input. In the system 600, the

probability analyzer 508 has an input to accept the first mean frequency

10 of transitions on line 506 and an output on line 602 to supply a first mean

data stream rate (B1) from the comparison of the first mean frequency of

transitions (Fd1) and the transition probability, where $B1 = Fd1/P$. The

reference source 518 has an input connected to the probability analyzer

output on line 602 and supplies a first frequency on line 520 responsive to

15 the first mean data stream rate. The phase/frequency detector 522 has a

first input on line 520 to receive the first frequency and a second input on

line 516 to receive the VCO frequency.

With respect to either Fig. 5 or Fig. 6, the transition detector

502 determines a mean frequency of transitions (Fd) in the data stream on

20 line 504 by monitoring: positive transitions having a 0.25 probability of

occurrence; negative transitions having a 0.25 probability of occurrence;

or, both positive and negative transitions having a 0.5 probability of

occurrence. The transition detector 502 samples n data bits on line 504

and determines a mean frequency of transitions with a standard deviation

25 as follows:

$$\sigma = \text{SQRT}((P)(1 - P)(n)).$$

In some aspects of the present invention systems 500 and 600, the NRZ data stream rate can change. Then, the transition detector 5 502 samples a second pseudorandom NRZ data stream on line 504 having a second mean frequency of transitions (F_d2), following the sampling of the first data stream and derives the second mean frequency of transitions on line 506. The reference source 518 generates a second frequency responsive to the second mean frequency of transitions. The 10 phase/frequency detector 522 is responsive to the second reference source frequency, the transition probability, and the voltage controlled oscillator frequency, and the VCO 522 generates a voltage controlled oscillator output frequency second reference clock (refclk2). The CDR 527 uses the second reference clock to acquire the second data stream rate clock.

15 **Functional Description of the System**

The invention described herein provides a means of identifying the transmission rate of a binary NRZ data stream, based on direct measurement of unique statistical properties of transition density.

The invention enables a method of fast, accurate and non-invasive

20 identification of the transmission rate. The invention has applications in wide range clock recovery devices, providing a numerical approach to data rate identification and subsequent control of clock recovery PLL (phase locked loop) frequency acquisition. The invention offers a method for self-generation of reference clock for clock/data recovery (CDR) chips.

25 The invention takes advantage of certain statistical properties NRZ data streams with random or pseudorandom

characteristics. Accumulated statistics have a direct correlation to data transmission rate, in bits/second. The basis for auto rate detection, also referred to herein as measuring the derived data stream rate, is supported by simple rules of probability. In terms of bit probabilities, transitions are

5 statistically unique events in a random bit sequence.

Consider a stream of random binary data with equal probability of one or zero in any sample. By definition, positive transitions are a zero bit followed by a one bit. Therefore, the probability of a positive transition is 0.250. With an n-bit sample, the mean positive

10 transition count is $n/4$, with diminishing uncertainty with large n. The same reasoning applies to measurements using negative transitions.

In practice the counter accumulates a count of positive transitions (N_p) from a data stream, using a controlled gating time T_d . Known accumulation time is essential to estimating the incoming serial

15 data rate. The following relationship exists between the unknown serial data rate B , transition count N_p , and the gating time T_d :

$$B = 4N_p T_d$$

20 To maintain a low level of measurement uncertainty, the bit sample size should be large. $N_p > 250K$ represents a sample of about 1 million bits. Empirical data shows 6 sigma limits of $\pm 0.2\%$ with a sample of 1 million bits. In general, the standard deviation, in units of $B/4$ is:

25

$$\sigma = \text{SQRT}(n \cdot P \cdot q),$$

where n is the count length, $P = 0.25$ is the probability of a positive transition and $q = (1 - P)$ is the probability of not detecting a positive transition.

5 There are two ways to implement rate identification. One accumulates and reports N_p for a known gating time. Another method reports the time required to accumulate a predetermined N_p count. The fixed N_p method insures constant measurement uncertainty at the expense of increased gating time for lower serial bit rates.

10 Simulations show the number of positive transitions is either equal to, or within one count of the number of negative transitions. Computer simulations using a random number generator, producing run lengths of $1E6$ bits, consistently yield around 250K positive transitions. The six-sigma standard deviation of 17 separate runs was 0.2%. It is
15 reasonable to assume that the positive transition count for N random bits will be about $0.248*N$ to $0.252*N$.

Lab experiments were conducted to test the theory against actual data streams of two types; synchronous optical network (SONET) and pure pseudorandom bit stream (PRBS). An Agilent 8133A Pulse
20 Generator, equipped with a limited resolution frequency counter, was used to complete the measurements because it exhibited good low frequency response. The frequency display had six digits and the gating time is estimated to be 100 milliseconds (mS). "x" indicates the digit is unstable.

SONET Payload PRBS Length

		n=11	n=15	n=23	All Zeroes	All Ones
5	STS3	38.9x	38.9x	38.9x	39.16x	39.17x
	STS12	155.3x	155.3x	155.3x	155.55x	155.6x
	STS48	622.1x	622.1x	622.x	626.88x	626.91x

10

PRBS Length

		n=7	n=10	n=15	n=23	n=31
15	STS3	39.185x	38.917x	38.88x	38.88x	38.8x
	STS12	156.75x	155.67x	155.53x	155.52x	155.5x
	STS48	626.98x	622.69x	622.10x	622.080x	622.x

TABLE 1

The table below (Table 2) shows the theoretical frequency range of positive transitions for popular data rates. Note that measured data fits comfortably in the range predicted by theory and simulation results. DW stands for digital wrapper. One form of the digital wrapper format is described in the International Telecommunications Union ITU-T G.709 (G.709) specification.

Service	Line Rate	Fp(min)	Fp(nom)	Fp(max)
STS4S+ DW	2666.057	661.182	666.514	671.846
STS48	2488.320	617.103	622.080	627.057
5 STS12 + DW	666.514	165.296	166.629	167.962
STS12	622.080	154.276	155.520	156.764
STS3 + DW	166.629	41.324	41.657	41.990
STS3	155.520	38.569	38.880	39.191

TABLE 2

10

In practice, auto rate detection acquires a direct count of positive transitions from the incoming data stream, without retiming or any form of signal processing. A time base is required to control count gating however. The time base stability need only be about 200 parts per million (ppm) or less for the short term gating interval.

15

With respect to Figs. 3 and 4, the present invention data stream rate measuring system is useful for CDRs with a wide VCO tuning range, partitioned into subsets of frequency bands. The width of each band and the PLL acquisition characteristics are such that the VCO can acquire lock to any data rate that falls in the band. The derive data stream rate provides sufficient information to direct VCO band switching action.

20

High order bits of the gated counter are decoded into band select information. The CDR PLL is directed to the correct frequency band as a function of incoming data stream statistics. To maintain confidence in the count, the counter should accumulate at least 1 E6 bits at the



lowest data rate. High-order bits of the counter are used by the band selection decoder.

Assuming a 10 mS second gating interval, the sample size for the lowest data rate (STS3) is 1,55520E6. The sample size for the highest rate (STS4S+DW) is 26.660571E6. The data transition counter range is 5 385,690 (STS3) and 6,718,460 (STS12+DW). In general, the data rate B is identified numerically by the unique positive transition counts associated with the rate, i.e. mean positive transition count is $B/4$. The mean transition count is decoded into CDR frequency bands. In some aspects, 10 the frequency bands are kept less than 1 octave wide to prevent false locking by the CDR.

Frequency Agile Holdover Clock

Considering Figs. 5 and 6, CDR/CSU designs intended for SONET applications enjoy a harmonic relationship among mainstream 15 transport rates. A single frequency crystal oscillator (XO) is sufficient to meet the needs of CDR holdover clock stability, i.e. when the input data signal is lost. If a CDR/CSU is used in continuous rate applications, REFCLK generation must also have frequency agile attributes.

REFCLK generation with a DOS (direct digital synthesis) 20 chip or external synthesizer offers a practical solution. DDS chips are efficient with extremely fine digitally-controlled tuning steps and frequency stability dependent only on the stability characteristics of its reference source, usually an XO. DDS devices operating to 20 MHz are at the low end of the cost spectrum. A low cost DDS chip can provide a 25 reference to a multiplying PLL, meeting the demand for almost any REFCLK frequency. DOS synthesizers have a digital interface for

frequency and phase control, available in serial or parallel formats, so a form of microcontroller device is required. The microcontroller provides multirate clock holdover support.

5 A phase-frequency detector (PFD), on chip, supports external REFCLK synthesis. The system also requires an external VCO and external loop filter. The external DOS chip produces a reference frequency for the multiplier PLL.

Operating Considerations

10 Several practical limits might be considered for successful implementation of the present invention. With respect to power conservation, the counter, calculator circuit, and gating circuit may be operated continuously or enabled on demand for power conservation. A dedicated control pin on the IC permits the circuitry to be operated continuously or only during a loss of signal (LOS) recovery.

15 Then, data stream rate measurement is initiated when the LOS alarm goes from active to the inactive state, indicating the presence of serial input data. The data stream rate measuring circuitry runs until 4 consecutive gating intervals with equal counts are detected. When this condition is met the transition counter loads band decoding logic with
20 transition count data, forcing CDR to the appropriate frequency band and disabling circuits associated with the transition counters.

25 There are at least two ways to process line rate changes. Taking the LOS alarm from active to inactive status initiates new rate acquisition. If the transition counter is always online, it detects rate changes and updates band decode logic after 4 consecutive gate periods with equal counts. When the LOS bit goes to the active state, transition

counters are disabled to avoid translating optical receiver thermal noise events to CDR band information. Active state LOS should also force the CDR to lock to the REFCLK source.

In frequency agile applications it is important to note that

5 REFCLK isn't established until the CDR acquires locks to a valid serial data stream. At power-on with no serial input data, the REFCLK synthesizer has no reference. Applying serial data and taking the LOS bit from active to inactive state initiates rate identification and subsequent locking to the data stream. When the CDR locks to the data, its frequency

10 sample output stabilizes and the external microcontroller adjusts the reference source (DDS or other) to the appropriate frequency.

The data stream rate measuring circuitry can also drive REFCLK decision circuits to establish REFCLK for the CDR. REFCLK pulls the VCO to the correct frequency. When lock to REFCLK is

15 established, the CDR PLL reverts to the CDR function.

Fig. 7 is a flowchart illustrating the present invention method for method for synchronizing a reference clock to a pseudorandom NRZ data stream, in a clock data recovery system including a VCO and a PFD. Although the method (and the method described by Figs. 8a, 8b, 9a, 20 and 9b below) is depicted as a sequence of numbered steps for clarity, no order should be inferred from the numbering unless explicitly stated. It should be understood that some of these steps may be skipped, performed in parallel, or performed without the requirement of maintaining a strict order of sequence. The method starts at Step 700. Step 702 samples a 25 pseudorandom NRZ data stream. Step 704 determines a mean frequency of transitions (F_d) in the data stream. Step 706 determines a transition

probability (P) associated with the mean frequency of transitions. Step 708 uses a phase/frequency detector (PFD) responsive to a VCO frequency, the mean frequency of transitions, and the transition probability. Step 710, in response to using the phase/frequency detector, supplies a voltage controlled oscillator tuning voltage. Step 712 generates the VCO frequency responsive to the tuning voltage.

In some aspects of the method an exclusive-OR (XOR) phase detector is included, and the method comprises additional steps. Step 714, after generating the VCO frequency, uses a XOR phase detector to compare the VCO frequency to the NRZ data stream. Step 716, in response to using the XOR phase detector, supplies a voltage controlled oscillator tuning voltage. Step 718 generates the VCO frequency responsive to the tuning voltage.

In some aspects, Step 707a derives a mean data stream rate (B) from a comparison of the mean frequency of transitions and the transition probability, where $B = F_d/P$. Then, using a phase/frequency detector responsive to a VCO frequency, the mean frequency of transitions, and the transition probability in Step 708 includes comparing the mean data stream rate to the VCO frequency.

Alternately, Step 707b multiplies the VCO frequency by P to supply a scaled VCO frequency. Then, using a phase/frequency detector responsive to a VCO frequency, the mean frequency of transitions, and the transition probability in Step 708 includes comparing the scaled VCO frequency to the mean frequency of transitions.

In some aspects, determining a mean frequency of transitions (F_d) in the data stream in Step 704 includes determining the frequency of

transitions from: positive transitions having a 0.25 probability of occurrence; negative transitions having a 0.25 probability of occurrence; or, both positive and negative transitions having a 0.5 probability of occurrence.

5 In other aspects, sampling a pseudorandom NRZ data stream in Step 702 includes sampling n data bits. Then, determining a mean frequency of transitions (F_d) in the data stream in Step 704 includes determining a mean frequency of transitions with a standard deviation as follows:

10

$$\sigma = \text{SQRT}((P)(1 - P)(n)).$$

15 Figs. 8a and 8b are flowcharts illustrating a method for synchronizing a reference clock to a pseudorandom NRZ data stream, in a clock data recovery system including a VCO and a PFD. The method starts at Step 800. Step 802 samples a pseudorandom NRZ data stream. Step 804 determines a mean frequency of transitions (F_d) in the data stream. Step 806 determines a transition probability associated with the mean frequency of transitions. Step 808 accumulates a mean transition count (N_p) of frequency transitions over a gate time period (T_d). Step 810 supplies a compensated transition count (N_c), where $N_c = N_p/P$. Step 812 establishes a plurality of VCO frequency ranges. Step 814 determines a frequency range corresponding to the compensated transition count. Step 20 816 operates the voltage controlled oscillator within the determined frequency range. Step 818 uses a phase/frequency detector responsive to the VCO frequency, the mean frequency of transitions, and the transition

probability. Step 820, in response to using the phase/frequency detector, supplies a voltage controlled oscillator tuning voltage. Step 822 generates the VCO frequency responsive to the tuning voltage.

In some aspects of the method an exclusive-OR (XOR) phase detector is included, and the method comprises further steps. Step 824, after generating the VCO frequency, uses a XOR phase detector to compare the VCO frequency to the NRZ data stream. Step 826, in response to comparing, supplies a voltage controlled oscillator tuning voltage. Step 828 generates the VCO frequency responsive to the tuning voltage.

In one aspect of the method Step 807a derives a mean data stream rate (B) from a comparison of the mean frequency of transitions and the transition probability, where $B = F_d/P$. Then, using a phase/frequency detector responsive to a VCO frequency, the mean frequency of transitions, and the transition probability in Step 818 includes comparing the mean data stream rate to the VCO frequency.

Alternately, Step 807b multiplies the VCO frequency by P to supply a scaled VCO frequency. Then, using a phase/frequency detector responsive to a VCO frequency, the mean frequency of transitions, and the transition probability in Step 818 includes comparing the scaled VCO frequency to the mean frequency of transitions.

Determining a mean frequency of transitions (F_d) in the data stream in Step 804 includes determining the frequency of transitions from: positive transitions having a 0.25 probability of occurrence; negative transitions having a 0.25 probability of occurrence; or, both positive and negative transitions having a 0.5 probability of occurrence.

Sampling a pseudorandom NRZ data stream in Step 802 includes sampling n data bits. Then, determining a mean frequency of transitions (F_d) in the data stream in Step 804 includes determining a mean frequency of transitions with a standard deviation as follows:

5

$$\sigma = \text{SQRT}((P)(1 - P)(n)).$$

Figs. 9a and 9b are flowcharts illustrating the present invention method for generating a reference clock in the absence of a pseudorandom NRZ data stream, in a system including a clock data recovery unit, a VCO, a PFD, and a reference frequency source. The method starts at Step 900. Step 902 samples a first pseudorandom NRZ data stream. Step 904 determines a first mean frequency of transitions (F_{d1}) in the first data stream. Step 906 determines a transition probability (P) associated with the first mean frequency of transitions (P). Step 908 generates a first reference source frequency responsive to the first mean frequency of transitions. Step 910 uses a phase/frequency detector responsive to the reference source frequency, the transition probability, and a voltage controlled oscillator frequency. Step 912, in response to using the phase/frequency detector, supplies a voltage controlled oscillator tuning voltage. Step 914 generates a voltage controlled oscillator frequency first reference clock (refclk1) responsive to the tuning voltage.

Some aspects of the method include further steps. Step 916 stores the first reference source frequency. Step 918, in the absence of a NRZ data stream, uses the first reference frequency in memory. Step 920

generates a voltage controlled oscillator frequency holdover clock responsive to the first reference source frequency.

In one aspect a further step, Step 907a derives a first mean data stream rate (B1) from a comparison of the first mean frequency of transitions (Fd1) and the transition probability, where $B1 = Fd1/P$. Then, generating a first reference source frequency responsive to the first mean frequency of transitions in Step 908 includes generating a first reference source frequency in response to the first mean data stream rate. Using a phase frequency detector responsive to the reference source frequency, the transition probability, and a voltage controlled oscillator frequency in Step 910 includes comparing the first reference source frequency to the VCO frequency.

Alternately, Step 907b multiplies the VCO frequency by P to supply a scaled VCO frequency. Using a phase/frequency detector responsive to the reference source frequency, the transition probability, and a voltage controlled oscillator frequency in Step 908 includes comparing the first reference source frequency to the scaled VCO frequency.

Determining the mean frequency of transitions (Fd) in the data stream in Step 904 includes determining the frequency of transitions from: positive transitions having a 0.25 probability of occurrence; negative transitions having a 0.25 probability of occurrence; or, both positive and negative transitions having a 0.5 probability of occurrence.

Some aspects of the method include further steps. Step 922 samples a second pseudorandom NRZ data stream having a second mean frequency of transitions (Fd2), following the sampling of the first data

stream. Step 924 derives the second mean frequency of transitions (Fd2). Step 926 generates a second reference source frequency responsive to the second mean frequency of transitions. Step 928 uses the phase/frequency detector responsive to the second reference source frequency, the 5 transition probability, and the voltage controlled oscillator frequency. Step 930, in response to using the phase/frequency detector, supplies a voltage controlled oscillator tuning voltage. Step 932 generates a voltage controlled oscillator output frequency second reference clock (refclk2) responsive to the tuning voltage. Step 934 supplies the second reference 10 clock to the clock data recovery circuit. Step 936 uses the second reference clock to acquire the second data stream rate clock.

System and method applications have been provided for a measured pseudorandom NRZ data stream rate. However, the present invention system and method have a wider field of use than just these 15 limited number of examples. Neither is the invention limited to any particular communication format. Other variations and embodiments of the invention will occur to those skilled in the art.

WE CLAIM: